## Dual Step-Down DC-DC Power-Management ICs for Portable Devices


#### Abstract

General Description The MAX8621Y/MAX8621Z power-management integrated circuits (PMICs) are designed for a variety of portable devices including cellular handsets. These PMICs include two high-efficiency step-down DC-DC converters, four low-dropout linear regulators (LDOs) with pin-programmable capability, one open-drain driver, a 60ms (typ) reset timer, and power-on/off control logic. These devices offer high efficiency with a no-load supply current of $160 \mu \mathrm{~A}$, and their small thin QFN 4 mm $\times 4 \mathrm{~mm}$ package makes them ideal for portable devices. The step-down DC-DC converters utilize a proprietary 4 MHz hysteretic-PWM control scheme that allows for ultra-small external components. Internal synchronous rectification improves efficiency and eliminates the external Schottky diode that is required in conventional step-down converters. The output voltage is adjustable from 0.6 V to 3.3 V . The output current is guaranteed up to 500 mA .

The four LDOs offer low $45 \mu \mathrm{~V}$ RMS output noise and low dropout of only 100 mV at 100 mA . OUT1 and OUT2 deliver 300 mA (min) of continuous output current. OUT3 and OUT4 deliver 150mA (min) of continuous output current. The output voltages are pin selectable by SEL1 and SEL2 for flexibility. The MAX8621Y/ MAX8621Z offer different sets of LDO output voltages. A microprocessor reset output ( $\overline{\mathrm{RESET}}$ ) monitors OUT1 and warns the system of impending power loss, allowing safe shutdown. RESET asserts during power-up, power-down, shutdown, and fault conditions where VOUT1 is below its regulation voltage. A 200mA driver output is provided to control LED backlighting or provide an open-drain connection for resistors such as in feedback networks.


Applications
Cellular Handsets
Smart Phones, PDAs
Digital Cameras
MP3 Players
Wireless LAN

Pin Configuration appears at end of data sheet.

Features

- Two 500mA Step-Down Converters Up to 4MHz Switching Frequency
Adjustable Output from 0.6V to 3.3V
- Four Low-Noise LDOs with Pin-Programmable Output Voltages
- One Open-Drain Driver
-60ms (typ) Reset Timer
- Power-On/Off Control Logic and Sequencing
- 4mm x 4mm x 0.8mm 24-Pin Thin QFN

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :--- | :--- |
| MAX8621YETG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Thin QFN <br> $4 \mathrm{~mm} \times 4 \mathrm{~mm}($ T2444-4) |
| MAX8621ZETG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Thin QFN <br> $4 \mathrm{~mm} \times 4 \mathrm{~mm}(T 2444-4)$ |

Typical Operating Circuit


# Dual Step-Down DC-DC Power-Management ICs for Portable Devices 

## ABSOLUTE MAXIMUM RATINGS

PWRON, IN1, IN2, IN3, $\overline{R E S E T}, ~ F B 1, ~ F B 2$,
ENDR, REFBP, SEL1, SEL2 to GND..................-0.3V to +6.0 V
EN2, EN3, EN4, DR to GND........................-0.3V to (VIN3 +0.3 V )
OUT1, OUT2, OUT3, OUT4 to GND...........-0.3V to (VIN2 +0.3 V )
PGND1, PGND2 to GND .....................................-0.3V to +0.3 V
LX1, LX2 Current. $\qquad$
LX1, LX2 to GND (Note 1) ..........................-0.3V to ( $\mathrm{V}_{\text {IN1 }}+0.3 \mathrm{~V}$ )
DR Current.
1....

Note 1: LX_ has internal clamp diodes to GND and IN1. Applications that forward-bias these diodes should take care not to exceed the IC's package dissipation limits.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

 $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1,2$)$

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Supply Range | After startup | 2.6 |  | 5.5 | V |
| Shutdown Supply Current | $\mathrm{V}_{\text {IN }}=4.2 \mathrm{~V}$ (Note 3) |  | 2 | 15 | $\mu \mathrm{A}$ |
| No-Load Supply Current | $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}$; BUCK1, BUCK2, OUT1, OUT2 on; other circuits off |  | 160 | 300 | $\mu \mathrm{A}$ |
|  | VIN $=3.7 \mathrm{~V}$, BUCK1 and BUCK2 on, all LDOs on |  | 275 |  |  |
| Light-Load Supply Current | $V_{I N}=3.7 \mathrm{~V}$, BUCK1 and BUCK2 with $500 \mu \mathrm{~A}$ load each, OUT1 and OUT2 on, other circuits off |  | 710 |  | $\mu \mathrm{A}$ |
| UNDERVOLTAGE LOCKOUT |  |  |  |  |  |
| Undervoltage Lockout (Note 4) | VIN rising | 2.70 | 2.85 | 3.05 | V |
|  | $V_{\text {IN }}$ falling |  | 2.35 | 2.55 |  |
| THERMAL SHUTDOWN |  |  |  |  |  |
| Threshold | $\mathrm{T}_{\text {A }}$ rising |  | +160 |  | ${ }^{\circ} \mathrm{C}$ |
| Hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| REFERENCE |  |  |  |  |  |
| Reference Bypass Output Voltage | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.235 | 1.250 | 1.265 | V |
| REF Supply Rejection | $2.6 \mathrm{~V} \leq \mathrm{V}$ IN $\leq 5.5 \mathrm{~V}$ |  | 0.2 |  | $\mathrm{mV} / \mathrm{V}$ |
| LOGIC AND CONTROL INPUTS |  |  |  |  |  |
| Input Low Level | PWRON, $\overline{\text { EN2 }}$, EN3, EN4; $2.6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$ |  |  | 0.4 | V |
| Input High Level | PWRON, EN2, EN3, EN4; $2.6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 4.2 \mathrm{~V}$ | 1.44 | 1.12 |  | V |
|  | PWRON, EN2, EN3, EN4; $2.6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$ |  | 1.25 |  |  |
| Logic Input Current | EN3, EN4; OV < VIN < 5.5V | -1 |  | +1 | $\mu \mathrm{A}$ |
| Tristate Low Input Threshold | SEL_ | 0.3 | 0.7 | 1.0 | V |
| Tristate Low Input Threshold Hysteresis | SEL_ |  | 50 |  | mV |
| Tristate High Input Threshold | SEL_ | $\begin{aligned} & V_{I N}- \\ & 1.2 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { VIN - } \\ & 0.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{I N}- \\ & 0.4 \mathrm{~V} \end{aligned}$ | V |

## Dual Step-Down DC-DC Power-Management ICs for Portable Devices

## ELECTRICAL CHARACTERISTICS (continued)

 $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1, 2)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Tristate High Input Threshold Hysteresis | SEL_ |  | 50 |  | mV |
| PWRON, $\overline{\text { EN2 }}$ Pulldown Resistor to GND |  | 400 | 800 | 1600 | k $\Omega$ |
| STEP-DOWN DC-DC CONVERTER 1 (BUCK1) |  |  |  |  |  |
| Supply Current | ILOAD $=0$, no switching |  | 40 |  | $\mu \mathrm{A}$ |
| Output Voltage Range |  | 0.6 |  | 3.3 | V |
| FB1 Threshold Voltage | $\mathrm{V}_{\text {FB1 }}$ falling |  | 0.603 |  | V |
| FB1 Threshold Line Regulation | $2.6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$ |  | 0.3 |  | \%/V |
| FB1 Threshold Voltage Hysteresis (\% of $\mathrm{V}_{\mathrm{FB} 1}$ ) |  |  | 1 |  | \% |
| FB1 Bias Current | Shutdown |  | 0.01 |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{FB} 1}=0.5 \mathrm{~V}$ |  | 0.01 |  |  |
| Current Limit | p-MOSFET switch (ILIMP) | 670 | 1000 | 1500 | mA |
|  | n-MOSFET rectifier (ILIMN) | 750 | 1000 | 1330 |  |
| On-Resistance | p-MOSFET switch, ILX1 $=-40 \mathrm{~mA}$ |  | 0.65 | 1.5 | $\Omega$ |
|  | n -MOSFET rectifier, ILX1 $=40 \mathrm{~mA}$ |  | 0.35 | 0.8 |  |
| Rectifier Off-Current Threshold | ILXOFF |  | 45 | 70 | mA |
| Minimum On- and Off-Times | ton |  | 107 |  | ns |
|  | toff |  | 95 |  |  |
| STEP-DOWN DC-DC CONVERTER 2 (BUCK2) |  |  |  |  |  |
| Supply Current | ILOAD = OA, no switching |  | 40 |  | $\mu \mathrm{A}$ |
| Output Voltage Range |  | 0.6 |  | 3.3 | V |
| FB2 Threshold Voltage | $V_{\text {FB2 }}$ falling |  | 0.603 |  | V |
| FB2 Threshold Line Regulation | $2.6 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$ |  | 0.3 |  | \%/V |
| FB2 Threshold Voltage Accuracy (Falling) (\% of VFB2) | ILOAD $=0 \mathrm{~A}$ | -2.5 |  | +2.5 | \% |
| FB2 Threshold Voltage Hysteresis (\% of VFB2) |  |  | 1 |  | \% |
| FB2 Bias Current | Shutdown |  | 0.01 |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{FB}}=0.5 \mathrm{~V}$ |  | 0.01 |  |  |
| Current Limit | p-MOSFET switch | 670 | 1000 | 1500 | mA |
|  | n-MOSFET rectifier | 750 | 1000 | 1330 |  |
| On-Resistance | p-MOSFET switch, ILX2 $=-40 \mathrm{~mA}$ |  | 0.65 | 1.5 | $\Omega$ |
|  | n -MOSFET rectifier, $\mathrm{ILX2} 2=40 \mathrm{~mA}$ |  | 0.35 | 0.8 |  |
| Rectifier Off-Current Threshold | ILXOFF |  | 45 | 70 | mA |
| Minimum On- and Off-Times | ton |  | 107 |  | ns |
|  | toff |  | 95 |  |  |

## Dual Step-Down DC-DC Power-Management ICs for Portable Devices

## ELECTRICAL CHARACTERISTICS (continued)

 $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1, 2)


## Dual Step-Down DC-DC Power-Management ICs for Portable Devices

## ELECTRICAL CHARACTERISTICS (continued)

 $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1, 2)

| PARAMETER | CONDITIONS |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-Supply Rejection $\Delta \mathrm{V}_{\text {OUT3 }} / \Delta \mathrm{V}$ IN2 | 10 Hz to 10 kHz , COUT3 $=2.2 \mu \mathrm{~F}, \mathrm{ILOAD}=30 \mathrm{~mA}$ |  |  |  | 60 |  | dB |
| Output Noise Voltage (RMS) | 100 Hz to 100 kHz, COUT3 $=2.2 \mu \mathrm{~F}, \mathrm{ILOAD}=30 \mathrm{~mA}$ |  |  |  | 45 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Output Capacitor for Stable Operation | $0<$ ILOAD $<150 \mathrm{~mA}$ |  |  |  | 2.2 |  | $\mu \mathrm{F}$ |
| OUT4 (LDO4) |  |  |  |  |  |  |  |
| Output Voltage Accuracy | ILOAD $=1 \mathrm{~mA}, 3.7 \mathrm{~V} \leq$ <br> $\mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V}$, relative to <br> Vout(NOM) | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to | VOUT(NOM) $\geq 1.8 \mathrm{~V}$ | -1.3 | +0.3 | +2.0 | \% |
|  |  | $+85^{\circ} \mathrm{C}$ | $\mathrm{VOUT}(\mathrm{NOM})=1.5 \mathrm{~V}$ | -1.30 | +0.3 | +2.35 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | -2.3 |  | +2.5 |  |
|  | ILOAD $=75 \mathrm{~mA}$, relative to VOUT ( NOM ) |  |  | 0 |  |  |  |
| Output Current |  |  |  |  |  | 150 | mA |
| Current Limit | VOUT4 $=0 \mathrm{~V}$ |  |  | 165 | 360 | 650 | mA |
| Dropout Voltage | ILOAD $=100 \mathrm{~mA}, \mathrm{~T}_{\text {A }}=+85^{\circ} \mathrm{C}$ |  |  |  | 100 | 210 | mV |
| Load Regulation | 1 mA < ILOAD $<150 \mathrm{~mA}, \mathrm{~V}_{\text {SEL1 }}=\mathrm{V}_{\text {SEL2 }}=0$ |  |  |  | 0.6 |  | \% |
| Power-Supply Rejection $\Delta V_{\text {OUT4 }} / \Delta \mathrm{V}_{\text {IN2 }}$ | 10 Hz to 10 kHz , COUT4 $=2.2 \mu \mathrm{~F}, \mathrm{ILOAD}=30 \mathrm{~mA}$ |  |  |  | 60 |  | dB |
| Output Noise Voltage (RMS) | 100 Hz to 100 kHz , COUT4 $=2.2 \mu \mathrm{~F}, \mathrm{ILOAD}=30 \mathrm{~mA}$ |  |  |  | 45 |  | $\mu \mathrm{V}$ RMS |
| Output Capacitor for Stable Operation | $0<$ ILOAD $<150 \mathrm{~mA}$ |  |  |  | 2.2 |  | $\mu \mathrm{F}$ |
| DRIVER (DR) |  |  |  |  |  |  |  |
| ENDR Turn-On Threshold | $\mathrm{IDR}=1 \mathrm{~mA}$ |  |  |  | 0.65 |  | V |
| ENDR Input Current | $\mathrm{V}_{\text {ENDR }}=0 \mathrm{~V}$ and 5.5 V |  |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| DR Output Low Voltage | IDR $=150 \mathrm{~mA}, \mathrm{~V}_{\mathrm{ENDR}}=3.7 \mathrm{~V}$ |  |  |  | 0.2 | 0.4 | V |
| DR Off-Current (Leakage) | $\mathrm{V}_{\mathrm{DR}}=\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {ENDR }}=0 \mathrm{~V}$ |  |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| RESET |  |  |  |  |  |  |  |
| Output High Voltage |  |  |  | $\begin{aligned} & \text { VouT1 } \\ & -0.3 \mathrm{~V} \end{aligned}$ |  |  | V |
| Output Low Voltage | ISINK $=1 \mathrm{~mA}$ |  |  |  |  | 0.3 | V |
| $\overline{\text { RESET Threshold }}$ | Percentage of nominal OUT1 rising when RESET falls |  |  | 84 | 87 | 90 | \% |
| RESET Active Timeout Period | From OUT1 $\geq 87 \%$ until $\overline{\text { RESET }}=$ HIGH |  |  |  | 60 |  | ms |
| Pullup Resistance to OUT1 |  |  |  | 8 | 14 | 20 | k $\Omega$ |

Note 1: $\mathrm{V}_{\mathrm{IN} 1}, \mathrm{~V}_{\mathrm{IN} 2}$, and $\mathrm{V}_{\mathrm{IN} 3}$ are shorted together and single input is referred to as $\mathrm{V}_{\mathrm{IN}}$.
Note 2: All units are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$. Limits over the operating range are guaranteed by design.
Note 3: OUT1, OUT2, OUT3, OUT4, LX1, and LX2 to ground.
Note 4: When the input voltage is greater than 2.85 V (typ), the UVLO comparator trips and the threshold is reduced to 2.35 V (typ). This allows the system to start normally until the input voltage decays to 2.35 V .

## Dual Step-Down DC-DC Power-Management ICs for Portable Devices

(Circuit of Figure 3, $\mathrm{V}_{\mathrm{IN} 1}=\mathrm{V}_{\mathrm{IN} 2}=\mathrm{V}_{\text {IN3 }}=3.6 \mathrm{~V}, \mathrm{PWRON}=\mathrm{IN}, \mathrm{V}_{\text {BUCK1 }}=1.375 \mathrm{~V}, \mathrm{~V}_{\text {BUCK2 }}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT1 }}=2.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT2 }}=2.6 \mathrm{~V}$, $\mathrm{V}_{\text {OUT3 }}$ $=1.8 \mathrm{~V}$, Vout4 $^{2}=3.0 \mathrm{~V}$, SEL1 $=$ SEL2 $=$ open, LX1 $=\mathrm{LX} 2=$ Murata LQH32CN2R2M53, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)





## Dual Step-Down DC-DC Power-Management ICs for Portable Devices

Typical Operating Characteristics (continued)
(Circuit of Figure 3, $\mathrm{V}_{\mathrm{IN} 1}=\mathrm{V}_{\mathrm{IN} 2}=\mathrm{V}_{\mathrm{IN} 3}=3.6 \mathrm{~V}, \mathrm{PWRON}=\mathrm{IN}, \mathrm{V}_{\text {BUCK1 }}=1.375 \mathrm{~V}, \mathrm{~V}_{\text {BUCK2 }}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT1 }}=2.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT2 }}=2.6 \mathrm{~V}$, $\mathrm{V}_{\text {OUT3 }}$ $=1.8 \mathrm{~V}$, VOUT4 $=3.0 \mathrm{~V}$, SEL1 $=$ SEL2 $=$ open, LX1 $=$ LX2 $=$ Murata LQH32CN2R2M53, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. .


OUT4 DROPOUT VOLTAGE
vs. LOAD CURRENT


EFFICICENCY vs. LOAD CURRENT



OUT1 POWER-SUPPLY RIPPLE REJECTION vs. FREQUENCY


EFFICICENCY vs. LOAD CURRENT
( $V_{\text {BUCK1 }}=1.375 \mathrm{~V}$ )


## Dual Step-Down DC-DC Power-Management ICs for Portable Devices

(Circuit of Figure 3, $\mathrm{V}_{\operatorname{IN} 1}=\mathrm{V}_{\text {IN2 }}=\mathrm{V}_{\text {IN3 }}=3.6 \mathrm{~V}$, PWRON $=\operatorname{IN}, \mathrm{V}_{\text {BUCK1 }}=1.375 \mathrm{~V}$, $\mathrm{V}_{\text {BUCK2 }}=1.8 \mathrm{~V}$, $\mathrm{V}_{\text {OUT1 }}=2.6 \mathrm{~V}$, $\mathrm{V}_{\text {OUT2 }}=2.6 \mathrm{~V}$, $\mathrm{V}_{\text {OUT3 }}$ $=1.8 \mathrm{~V}$, Vout4 $=3.0 \mathrm{~V}$, SEL1 $=$ SEL2 $=$ open, LX1 $=\mathrm{LX} 2=$ Murata LQH32CN2R2M53, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



BUCK1 OUTPUT VOLTAGE
vs. LOAD CURRENT (VOLTAGE POSITIONING)


## Dual Step-Down DC-DC Power-Management ICs for Portable Devices

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | FB1 | Voltage Feedback for Step-Down Converter 1. FB1 regulates to 0.6V nominal. |
| 2 | FB2 | Voltage Feedback for Step-Down Converter 2. FB2 regulates to 0.6V nominal. |
| 3 | GND | Ground. Ground for all LDOs and the control section. |
| 4 | REFBP | Reference Noise Bypass. Connect a $0.01 \mu$ F ceramic capacitor from REFBP to GND. Not intended to drive resistive load. REFBP is high impedance in shutdown. |
| 5 | EN4 | Enable Input for OUT4. Drive EN4 high to turn on OUT4. |
| 6 | OUT4 | 150 mA LDO4 output. Bypass OUT4 to GND with a $2.2 \mu \mathrm{~F}$ ceramic capacitor. OUT4 is high impedance when disabled. OUT4 can only be activated if OUT1 is within $87 \%$ of regulation. |
| 7 | EN3 | Enable Input for OUT3. Drive EN3 high to turn on OUT3. |
| 8 | EN2 | Enable Input for OUT2. Drive $\overline{\mathrm{EN} 2}$ high to disable OUT2. Drive $\overline{\mathrm{EN} 2}$ low or leave open to enable OUT2. $\overline{\mathrm{EN} 2}$ is internally pulled to GND by an $800 \mathrm{k} \Omega$ (typ) pulldown resistor. If the MAX8621Y/MAX8621Z are placed into shutdown using PWRON (PWRON = low), OUT2 does not power regardless of the status of EN2. |
| 9 | OUT2 | 300 mA LDO2 Output. Bypass with a $4.7 \mu \mathrm{~F}$ ceramic capacitor to GND. OUT2 is high impedance when disabled. OUT2 can only be activated if OUT1 is within $87 \%$ of regulation. |
| 10 | IN2 | Supply Voltage to the Output MOSFET of All 4 LDOs. IN2 must be shorted to IN1 and IN3. Connect a $4.7 \mu$ F ceramic capacitor from IN2 to GND. |
| 11 | $\overline{\text { RESET }}$ | Open-Drain, Active-Low Reset Output. $\overline{\text { RESET }}$ asserts low when VouT1 drops below 87\% (typ) of regulation. $\overline{\text { RESET }}$ deasserts 60 ms after VOUT1 rises above $87 \%$ (typ) of regulation (Figure 2). |
| 12 | OUT1 | 300mA LDO1 Output. Bypass with a 4.7 $\mu$ F ceramic capacitor to GND. OUT1 is high impedance when disabled. |
| 13 | OUT3 | 150 mA LDO3 Output. Bypass OUT3 to GND with a $2.2 \mu \mathrm{~F}$ ceramic capacitor. OUT3 is high impedance when disabled. OUT3 can only be activated if OUT1 is within $87 \%$ of regulation. |
| 14 | PWRON | Power Enable Input. Drive PWRON high to enable the MAX8621Y/MAX8621Z. Drive PWRON low to enter shutdown mode. PWRON has an internal 800k $\Omega$ (typ) pulldown resistor. |
| 15 | ENDR | Enable Input for DR. Drive ENDR low for DR to go into high impedance. Drive ENDR high to activate DR, pulling DR Iow. |
| 16 | IN3 | Supply Voltage to the Control Section. IN3 must be shorted to IN1 and IN2. Connect a $4.7 \mu$ F ceramic capacitor from IN3 to GND. |
| 17 | SEL2 | LDO Output-Voltage Select Input 2. SEL1 and SEL2 set the OUT1, OUT2, OUT3, and OUT4 voltages to one of nine combinations (Table 1). |
| 18 | SEL1 | LDO Output-Voltage Select Input 1. SEL1 and SEL2 set the OUT1, OUT2, OUT3, and OUT4 voltages to one of nine combinations (Table 1). |
| 19 | DR | 200mA Driver Output. Connects to the open drain of an internal n-channel MOSFET whose gate is controlled by ENDR. |
| 20 | PGND2 | Power Ground for BUCK2 and DR Switch |
| 21 | LX2 | Inductor Connection for BUCK2. LX2 is internally connected to the drain of the internal p-channel MOSFET and the drain of the internal n-channel synchronous rectifier for BUCK2. LX2 is high impedance when BUCK2 is disabled. |
| 22 | IN1 | Supply Voltage to the Output Stage of BUCK1 and BUCK2. IN1 must be shorted to IN2 and IN3. Connect a $10 \mu \mathrm{~F}$ ceramic capacitor from IN1 to GND. |
| 23 | LX1 | Inductor Connection for BUCK1. LX1 is internally connected to the drain of the internal p-channel MOSFET and the drain of the internal n-channel synchronous rectifier for BUCK1. LX1 is high impedance when BUCK1 is disabled. |
| 24 | PGND1 | Power Ground for BUCK1 |
| - | EP | Exposed Paddle. Connect the exposed paddle to GND, PGND1, and PGND2. |

# Dual Step-Down DC-DC Power-Management ICs for Portable Devices 


#### Abstract

Detailed Description The MAX8621Y/MAX8621Z power-management ICs are designed specifically to power a variety of portable devices including cellular handsets. Each device contains two 4 MHz high-efficient step-down converters, four low-dropout linear regulators (LDOs), a 60 ms (typ) reset timer, a 200 mA open-drain output driver, and poweron/off control logic (Figure 3).


Step Down DC-DC Control Scheme
The MAX8621Y/MAX8621Z step-down converters are optimized for high-efficiency voltage conversion over a wide load range, while maintaining excellent transient response, minimizing external component size, and minimizing output voltage ripple. The DC-DC converters (BUCK1 and BUCK2) also feature an optimized onresistance internal MOSFET switch and synchronous rectifier to maximize efficiency. The MAX8621Y/ MAX8621Z utilize a proprietary hysteretic-PWM control scheme that switches with nearly fixed frequency up to 4 MHz , allowing for ultra-small external components. The step-down converter output current is guaranteed up to 500 mA , while consuming $40 \mu \mathrm{~A}$ (typ).
When the step-down converter output voltage falls below the regulation threshold, the error comparator begins a switching cycle by turning the high-side p-channel MOSFET switch on. This switch remains on until the minimum on-time (ton) expires and the output voltage is in regulation or the current-limit threshold (ILIMP) is exceeded. Once off, the high-side switch remains off until the minimum off-time (tofF) expires and the output voltage again falls below the regulation threshold. During this off period, the low-side synchronous rectifier turns on and remains on until either the high-side switch turns on or the inductor current reduces to the rectifier-off current threshold (lLXOFF $=45 \mathrm{~mA}($ typ $)$ ). The internal synchronous rectifier eliminates the need for an external Schottky diode.

## Voltage-Positioning Load Regulation

 The MAX8621Y/MAX8621Z use a unique step-down converter feedback network. By taking feedback from the LX node through R1, the usual phase lag due to the output capacitor is removed, making the loop exceedingly stable and allowing the use of a very small ceramic output capacitor. This configuration causes the output voltage to shift by the inductor series resistance multiplied by the load current. This output voltage shift is known as voltage-positioning load regulation. Voltagepositioning load regulation greatly reduces overshoot during load transients, which effectively halves the peak-to-peak output-voltage excursions compared to traditional step-down converters. See the Buck1 Load-Transient Response graph in the Typical Operating Characteristics.

## Low-Dropout Linear Regulators

 Each MAX8621Y/MAX8621Z contains four low-dropout, low-quiescent-current, high-accuracy linear regulators (LDOs). OUT1 and OUT2 supply loads up to 300 mA , while OUT3 and OUT4 supply loads up to 150 mA . The LDO output voltages are set using SEL1 and SEL2 (see Table 1). The LDOs include an internal reference, error amplifier, p-channel pass transistor, internal programmable voltage-divider, and an OUT1 power-good comparator. Each error amplifier compares the reference voltage to a feedback voltage and amplifies the difference. If the feedback voltage is lower than the reference voltage, the pass-transistor gate is pulled lower, allowing more current to pass to the outputs and increasing the output voltage. If the feedback voltage is too high, the pass-transistor gate is pulled up, allowing less current to pass to the output.
## DR Driver

Each MAX8621Y/MAX8621Z includes a $1.3 \Omega$ n-channel MOSFET open-drain output that is controlled by ENDR. This output can be used to drive LEDs (see the Typical Operating Circuit) and allow adjustable output voltages (see Figure 1).

## Programming LDO Output Voltages

 (SEL1, SEL2)As shown in Table 1, the LDO output voltages, OUT1, OUT2, OUT3, and OUT4 are pin-programmable by the logic states of SEL1 and SEL2. SEL1 and SEL2 are trilevel inputs: $\operatorname{IN}$, open, and GND. The input voltage, VIN, must be greater than the selected OUT1, OUT2, OUT3, and OUT4 voltages. The logic states of SEL1 and SEL2 can be programmed only during power-up. Once the OUT_ voltages are programmed, their values do not change by changing SEL_ unless the MAX8621Y/MAX8621Z power is cycled.


Figure 1. Adjusting BUCK1 Output Voltage Using DR

## Dual Step-Down DC-DC Power-Management ICs for Portable Devices

Table 1. SEL1 and SEL2, MAX8621Y/MAX8621Z Output Voltage Selection

| SEL1 | SEL2 | MAX8621Y |  |  |  | MAX8621Z |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OUT1 (V) | OUT2 (V) | OUT3 (V) | OUT4 (V) | OUT1 (V) | OUT2 (V) | OUT3 (V) | OUT4 (V) |
| IN | IN | 3.3 | 3.3 | 2.85 | 2.85 | 2.8 | 2.6 | 3.0 | 3.0 |
| IN | OPEN | 3.0 | 3.3 | 3.3 | 2.85 | 2.6 | 2.6 | 3.0 | 3.0 |
| IN | GND | 2.5 | 3.3 | 2.85 | 3.0 | 2.6 | 2.6 | 2.9 | 2.9 |
| OPEN | IN | 2.85 | 3.3 | 3.0 | 2.5 | 2.6 | 2.6 | 3.0 | 3.3 |
| OPEN | OPEN | 3.3 | 3.3 | 2.8 | 3.0 | 2.6 | 2.6 | 1.8 | 3.0 |
| OPEN | GND | 3.3 | 3.3 | 3.0 | 3.0 | 2.6 | 2.6 | 2.8 | 3.0 |
| GND | IN | 3.3 | 2.85 | 3.3 | 2.85 | 2.9 | 3.1 | 1.8 | 1.5 |
| GND | OPEN | 2.85 | 2.85 | 3.3 | 3.3 | 3.0 | 2.9 | 2.9 | 2.9 |
| GND | GND | 3.3 | 2.85 | 3.0 | 3.0 | 3.0 | 2.5 | 2.9 | 2.9 |

## Power-Supply Sequence

BUCK1 is always first on and last off in the MAX8621Y/ MAX8621Zs' power sequence. BUCK1 turns on approximately $40 \mu \mathrm{~s}$ after PWRON is enabled. BUCK2 turns on approximately $40 \mu \mathrm{~s}$ after BUCK1, and OUT1 turns on $65 \mu \mathrm{~s}$ after BUCK2. These delays have been added to sequence the turn-on of the step-down converters and LDOs so that the initial current surges are distributed
over time. For the same reason, OUT2, OUT3, and OUT4 can be turned on by EN2, EN3, and EN4 signals, but only after OUT1 has reached $87 \%$ of its final value. Note that OUT2 typically requires a longer time to enable than OUT3 and OUT4 ( $45 \mu \mathrm{~s}$ versus $15 \mu \mathrm{~s}$ ). All regulators can be turned off at the same time when PWRON is low, but BUCK1 remains on for approximately another 120 s after PWRON goes low.


Figure 2. Power-On/Off Sequence Diagram

# Dual Step-Down DC-DC Power-Management ICs for Portable Devices 


#### Abstract

PWRON Drive PWRON low or leave PWRON open to place the MAX8621Y/MAX8621Z in power-down mode and reduce supply current to $5 \mu \mathrm{~A}$ (typ). In power-down, the control circuitry, internal-switching p-channel MOSFET, and the internal synchronous rectifier ( $n$-channel MOSFET) turn off (BUCK1 and BUCK2), and LX_ becomes high impedance. In addition, all four LDOs are disabled. Connect PWRON to IN or logic-high to enable the MAX8621Y/MAX8621Z. EN2 enables and disables OUT2 when PWRON is high.


## OUT2 Enable ( $\overline{E N 2}$ )

Drive EN2 high to disable OUT2. Drive EN2 low or leave open to enable OUT2. EN2 is internally pulled to GND by an $800 \mathrm{k} \Omega$ (typ) pulldown resistor. If the MAX8621Y/MAX8621Z are powered down using PWRON (PWRON = low), OUT2 does not power regardless of the status of EN2.

Reset Output (RESET)
The reset circuit is active both at power-up and powerdown. RESET asserts low when Vout1 drops below $87 \%$ (typ) of regulation. RESET deasserts 60 ms after Vout1 rises above $87 \%$ (typ) of regulation. RESET is pulled up through an internal $14 \mathrm{k} \Omega$ resistor to OUT1.

## Undervoltage Lockout

Initial power-up of the MAX8621Y/MAX8621Z occurs when VIN is greater than 2.85 V (typ) and PWRON asserts. Once VIN exceeds 2.85 V (typ), the undervoltage lockout has 0.5 V of hysteresis, allowing the VIN operating range to drop down to 2.35 V (typ) without shutting down.

## Current Limiting

The MAX8621Y/MAX8621Z OUT1 and OUT2 LDOs limit their output current to 550 mA (typ). OUT3 and OUT4 LDOs limit their output current to 360 mA (typ). If the LDO output current exceeds the current limit, the corresponding LDO output voltage drops. The step-down converters (BUCK1 and BUCK2) limit the p-channel MOSFET to 670 mA ( min ) and the n -channel MOSFET to 750 mA (min).

## Reference Bypass Capacitor Node (REFBP)

An external $0.01 \mu \mathrm{~F}$ bypass capacitor and an internal $100 \mathrm{k} \Omega$ (typ) resistor at REFBP create a lowpass filter for LDO noise reduction. OUT1, OUT2, OUT3, and OUT4 exhibit $45 \mu \mathrm{~V}_{\text {RMS }}$ of output voltage noise with $\mathrm{C}_{\text {REFBP }}=$ $0.01 \mu \mathrm{~F}$, Cout $=$ Cout2 $=4.7 \mu \mathrm{~F}$, and Cout3 $=$ Cout 4 $=2.2 \mu \mathrm{~F}$.

## Thermal-Overload Protection

Thermal-overload protection limits total power dissipation in the MAX8621Y/MAX8621Z. Independent thermalprotection circuits monitor the step-down converters and the linear-regulator circuits. When the junction temperature exceeds $\mathrm{T}_{J}=+160^{\circ} \mathrm{C}$, the thermal-overload protection circuit disables the corresponding circuitry, allowing the IC to cool. The LDO thermal-overload protection circuit enables the LDOs after the LDO junction temperature cools down, resulting in pulsed LDO outputs during continuous thermal-overload conditions. The step-down converter's thermal-overload protection circuitry enables the step-down converter after the junction temperature cools down. Thermal-overload protection safeguards the MAX8621Y/MAX8621Z in the event of fault conditions. For continuous operation, do not exceed the absolute maximum junction-temperature rating of $\mathrm{T} J=+150^{\circ} \mathrm{C}$.

## Applications Information

## Step-Down DC-DC Converter

Setting the Step-Down Output Voltage
Select an output voltage for BUCK1 between 0.6 V and 3.3 V by connecting FB1 to a resistive voltage-divider between LX1 and GND. Choose R2 (Figure 3) for a reasonable bias current in the resistive divider. A wide range of resistor values is acceptable, but a good starting point is to choose R2 as $100 \mathrm{k} \Omega$. Then, R1 (Figure 3) is given by:

$$
R 1=R 2\left(\frac{V_{O U T}}{V_{F B}}-1\right)
$$

where $\mathrm{V}_{\mathrm{FB}}=0.6 \mathrm{~V}$. For BUCK2, R3 and R 4 are calculated using the same methods.

## Input Capacitor

The input capacitor, CIN1, reduces the current peaks drawn from the battery or input power source and reduces switching noise in the IC. The impedance of CIN1 at the switching frequency should be kept very low. Ceramic capacitors with X5R or X7R dielectrics are highly recommended due to their small size, low ESR, and small temperature coefficients. Due to the MAX8621Y/MAX8621Z step-down converter's fast softstart, the input capacitance can be very low. Use a $10 \mu \mathrm{~F}$ ceramic capacitor or an equivalent amount of multiple capacitors in parallel between IN1 and ground. Connect CIN1 as close to the IC as possible to minimize the impact of PC board trace inductance. Use a $4.7 \mu \mathrm{~F}$ ceramic capacitor from IN2 to ground and a second $4.7 \mu \mathrm{~F}$ ceramic capacitor from IN3 to ground.

## Dual Step-Down DC-DC Power-Management ICs for Portable Devices

## Inductor Selection

The MAX8621Y/MAX8621Z step-down converters operate with inductors between $1 \mu \mathrm{H}$ and $4.7 \mu \mathrm{H}$. Low-inductance values are physically smaller but require faster switching, resulting in some efficiency loss. See the Typical Operating Characteristics for efficiency and switching frequency vs. inductor value plots. The inductor's DC current rating needs to be only 100mA greater than the application's maximum load current because the step-down converter features zero-current overshoot during startup and load transients.

For output voltages above 2.0V, when light-load efficiency is important, the minimum recommended inductor is $2.2 \mu \mathrm{H}$. For optimum voltage-positioning load transients, choose an inductor with DC series resistance in the $50 \mathrm{~m} \Omega$ to $150 \mathrm{~m} \Omega$ range. For higher efficiency at heavy loads (above 200 mA ) or minimal load regulation (but some transient overshoot), the resistance should be kept below $100 \mathrm{~m} \Omega$. For light-load applications up to 200 mA , much higher resistance is acceptable with very little impact on performance. See Table 2 for some suggested inductors.

Table 2. Suggested Inductors

| MANUFACTURER | SERIES | INDUCTANCE $(\mu \mathrm{H})$ | ESR <br> $(\Omega)$ | CURRENT RATING (mA) | DIMENSIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Taiyo Yuden | CB2012 | $\begin{aligned} & 2.2 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 0.23 \\ & 0.40 \end{aligned}$ | $\begin{aligned} & 410 \\ & 300 \end{aligned}$ | $\begin{gathered} 2.0 \times 1.25 \times 1.25 \\ =3.1 \mathrm{~mm}^{3} \end{gathered}$ |
|  | LB2012 | $\begin{aligned} & 1.0 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.15 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 300 \\ & 240 \end{aligned}$ | $\begin{gathered} 2.0 \times 1.25 \times 1.25 \\ =3.1 \mathrm{~mm}^{3} \end{gathered}$ |
|  | LB2016 | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 2.2 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 0.09 \\ & 0.11 \\ & 0.13 \\ & 0.20 \end{aligned}$ | $\begin{aligned} & 455 \\ & 350 \\ & 315 \\ & 280 \end{aligned}$ | $\begin{gathered} 2.0 \times 1.6 \times 1.8 \\ =5.8 \mathrm{~mm}^{3} \end{gathered}$ |
|  | LB2518 | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 2.2 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 0.06 \\ & 0.07 \\ & 0.09 \\ & 0.11 \end{aligned}$ | $\begin{aligned} & 500 \\ & 400 \\ & 340 \\ & 270 \end{aligned}$ | $\begin{gathered} 2.5 \times 1.8 \times 2.0 \\ =9 \mathrm{~mm}^{3} \end{gathered}$ |
|  | LBC2518 | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 2.2 \\ & 3.3 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & \hline 0.08 \\ & 0.11 \\ & 0.13 \\ & 0.16 \\ & 0.20 \end{aligned}$ | $\begin{aligned} & 775 \\ & 660 \\ & 600 \\ & 500 \\ & 430 \end{aligned}$ | $\begin{gathered} 2.5 \times 1.8 \times 2.0 \\ =9 \mathrm{~mm}^{3} \end{gathered}$ |
| Murata | LQH32C_53 | $\begin{aligned} & 1.0 \\ & 2.2 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & \hline 0.06 \\ & 0.10 \\ & 0.15 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1000 \\ & 790 \\ & 650 \\ & \hline \end{aligned}$ | $\begin{gathered} 3.2 \times 2.5 \times 1.7 \\ =14 \mathrm{~mm}^{3} \end{gathered}$ |
|  | LQM43FN | $\begin{aligned} & 2.2 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 0.10 \\ & 0.17 \end{aligned}$ | $\begin{aligned} & 400 \\ & 300 \end{aligned}$ | $\begin{gathered} 4.5 \times 3.2 \times 0.9 \\ =13 \mathrm{~mm}^{3} \end{gathered}$ |
| TOKO | D310F | $\begin{aligned} & 1.5 \\ & 2.2 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 0.13 \\ & 0.17 \\ & 0.19 \end{aligned}$ | $\begin{aligned} & 1230 \\ & 1080 \\ & 1010 \end{aligned}$ | $\begin{gathered} 3.6 \times 3.6 \times 1.0 \\ =13 \mathrm{~mm}^{3} \end{gathered}$ |
|  | D312C | $\begin{aligned} & 1.5 \\ & 2.2 \\ & 2.7 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 0.10 \\ & 0.12 \\ & 0.15 \\ & 0.17 \end{aligned}$ | $\begin{gathered} 1290 \\ 1140 \\ 980 \\ 900 \end{gathered}$ | $\begin{gathered} 3.6 \times 3.6 \times 1.2 \\ =16 \mathrm{~mm}^{3} \end{gathered}$ |
| Sumida | CDRH2D11 | $\begin{aligned} & 1.5 \\ & 2.2 \\ & 3.3 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.08 \\ & 0.10 \\ & 0.14 \end{aligned}$ | $\begin{aligned} & 900 \\ & 780 \\ & 600 \\ & 500 \end{aligned}$ | $\begin{gathered} 3.2 \times 3.2 \times 1.2 \\ =12 \mathrm{~mm}^{3} \end{gathered}$ |

# Dual Step-Down DC-DC Power-Management ICs for Portable Devices 

## Output Capacitor

The output capacitors, C7 and C9 in Figure 3, are required to keep the output voltage ripple small and to ensure regulation loop stability. C7 and C9 must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. Due to the unique feedback network, the output capacitance can be very low. For most applications, a $2.2 \mu \mathrm{~F}$ capacitor is sufficient. For optimum load-transient performance and very low output ripple, the output capacitor value in $\mu \mathrm{F}$ should be equal or larger than the inductor value in $\mu \mathrm{H}$.

## Feed-Forward Capacitor

The feed-forward capacitors, CFF (C6 and C8 in Figure 3), set the feedback loop response, control the switching frequency, and are critical in obtaining the best efficiency possible. Choose a small ceramic X7R capacitor with value given by:

$$
\mathrm{C} 6=\frac{\mathrm{L} 1}{\mathrm{R} 1} \times 10 \text { Siemens }
$$

Select the closest standard value to CFF as possible. For BUCK2, C8, R3, and L1 are calculated using the same methods.

## LDO Output Capacitor and Regulator Stability

Connect a $4.7 \mu \mathrm{~F}$ ceramic capacitor between OUT1 and ground, and a second $4.7 \mu \mathrm{~F}$ ceramic capacitor between OUT2 and ground for 300mA applications. For 150 mA applications, $2.2 \mu \mathrm{~F}$ ceramic capacitors can be used for OUT1 and OUT2. Connect a $2.2 \mu$ F ceramic capacitor between OUT3 and ground, and a second $2.2 \mu \mathrm{~F}$ ceramic capacitor between OUT4 and ground. The LDO output capacitor's (COUT) equivalent series resistance (ESR) affects stability and output noise. Use output capacitors with an ESR of $0.1 \Omega$ or less to ensure stability and optimum transient response. Surfacemount ceramic capacitors have very low ESR and are commonly available in values up to $10 \mu \mathrm{~F}$. Connect CoUT_ as close to the IC as possible to minimize the impact of PC board trace inductance.

Thermal Considerations
The MAX8621Y/MAX8621Z total power dissipation, PD, is estimated using the following equations:

$$
\begin{aligned}
& P_{\mathrm{D}}=\text { PLOSS }_{\text {(BUCK1) }}+\mathrm{P}_{\text {LOSS }}(\text { BUCK2) })+\mathrm{PLOSS}_{\text {LOUT1) }} \\
& \text { +PLOSS(OUT2) + PLOSS(OUT3) + PLOSS(OUT4) } \\
& \left.\operatorname{PLOSS}_{(\text {BUCK } 1)}=\operatorname{Pin}_{\text {(BUCK1 }}\right) \times(1-\eta / 100) \\
& \text { - }_{\text {BUCK }}{ }^{2} \times \mathrm{R}_{\text {DC(INDUCTOR) }} \\
& P_{\text {LOSS }}(\text { BUCK2 } 2)=P_{\text {IN(BUCK2 } 2)} \times(1-\eta / 100) \\
& \text { - }_{\text {BUCK2 }}{ }^{2} \times \mathrm{R}_{\mathrm{DC}(\text { INDUCTOR })} \\
& \text { PLOSS(OUT1) }=I_{\text {OUT1 }} \times\left(V_{\text {IN }}-V_{\text {OUT1 }}\right) \\
& \text { PLOSS(OUT2) }=l_{\text {OUT2 }} \times\left(V_{\text {IN }}-V_{\text {OUT2 }}\right) \\
& \text { PLOSS(OUT3) }=I_{\text {OUT3 }} \times\left(V_{\text {IN }}-V_{\text {OUT3 }}\right) \\
& \text { PLOSS(OUT4) }=\mathrm{I}_{\text {OUT4 }} \times\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT4 }}\right)
\end{aligned}
$$

where $\operatorname{PIN(BUCK1)~is~the~input~power~for~BUCK1,~} \eta$ is the step-down converter efficiency, and $\operatorname{RDC}(I N D U C T O R)$ is the inductor's DC resistance.
For example, operating with $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{BUCK}}=1.376 \mathrm{~V}$, VBUCK2 $=1.8 \mathrm{~V}$, VOUT1 $=$ VOUT2 $=2.6 \mathrm{~V}$, VOUT3 $=1.8 \mathrm{~V}$, VOUT4 $=3 \mathrm{~V}$, IBUCK1 $=$ IBUCK2 $=300 \mathrm{~mA}$, IOUT1 $=$ IOUT2 $=$ 330 mA, IOUT3 $=$ IOUT4 $=100 \mathrm{~mA}, \operatorname{PIN}($ BUCK1 $)=516 \mathrm{~mW}$ and $\eta=80 \%, \operatorname{PIN}$ (BUCK2) $=651 \mathrm{~mW}$ and $\eta=83 \%$ :

$$
\begin{aligned}
& \text { PLOSS(OUT1) }=\text { PLOSS(OUT2) }=363 \mathrm{~mW} \\
& \text { PLOSS(OUT3) }=190 \mathrm{~mW} \\
& \text { PLOSS }(\text { OUT4) }=70 \mathrm{~mW} \\
& \text { PLOSS }(\text { BUCK1) }=94 \mathrm{~mW} \\
& \text { PLOSS }(\text { BUCK2) }=102 \mathrm{~mW} \\
& \mathrm{P}_{\mathrm{D}}=363 \mathrm{~mW}+363 \mathrm{~mW}+190 \mathrm{~mW}+70 \mathrm{~mW} \\
& \quad+94 \mathrm{~mW}+102 \mathrm{~mW}=1182 \mathrm{~mW}
\end{aligned}
$$

## Dual Step-Down DC-DC Power-Management ICs for Portable Devices



Figure 3. Functional Diagram and Typical Application Schematic

## Dual Step-Down DC-DC Power-Management ICs for Portable Devices

The die junction temperature can be calculated as follows:

$$
T_{J}=T_{A}+P_{D} \times \theta_{J A}
$$

When operating at an ambient temp of $+70^{\circ} \mathrm{C}$ under the above conditions:

$$
T_{J}=70^{\circ} \mathrm{C}+1.182 \mathrm{~W}\left(36 \frac{{ }^{\circ} \mathrm{C}}{\mathrm{~W}}\right)=112.6^{\circ} \mathrm{C}
$$

TJ should not exceed $+150^{\circ} \mathrm{C}$ in normal operating conditions.

## Printed Circuit Board Layout and Routing

High switching frequencies and relatively large peak currents make the PC board layout a very important aspect of design. Good design minimizes excessive EMI on the feedback paths and voltage gradients in the ground plane, both of which can result in instability or regulation errors. Connect $\mathrm{CIN}_{\mathrm{L}}$ close to $\mathrm{IN}_{-}$and GND. Connect the inductor and output capacitors (COUT_) as close to the IC as possible and keep the traces short, direct, and wide.
The traces between COUT_, CFF_, and FB_ are sensitive to inductor magnetic field interference. Route these traces between ground planes or keep the traces away from the inductors.

Connect GND and PGND_ to the ground plane. The external feedback network should be very close to the FB pin, within 0.2in ( 5 mm ). Keep noisy traces, such as the LX node, as short as possible. Connect GND to the exposed paddle directly under the IC. Refer to the MAX8621Y/MAX8621Z evaluation kit for an example PC board layout and routing.

Chip Information
TRANSISTOR COUNT: 5850
PROCESS: BiCMOS

Pin Configuration


## Dual Step-Down DC-DC Power-Management ICs for Portable Devices

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


## Dual Step-Down DC-DC Power-Management ICs for Portable Devices

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

| CDMMDN DIMENSIDNS |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG | 12L $4 \times 4$ |  |  | 16L $4 \times 4$ |  |  | 20L $4 \times 4$ |  |  | 24L $4 \times 4$ |  |  |
| REF, | MIN, | NDM. | MAX. | MIN | NDM. | MAX. | MIN. | NDM. | MAX. | MIN, | NDM, | MAX. |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 |
| Al | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 | 0.0 | 0.02 | 0.05 |
| A2 | 0.20 REF |  |  | 0.20 REF |  |  | 0.20 REF |  |  | 0.20 REF |  |  |
| $b$ | 0.25 | 0.30 | 0.35 | 0.25 | 0.30 | 0.35 | 0.20 | 0.25 | 0.30 | 0.18 | 0.23 | 0.30 |
| D | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 |
| E | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 |
| e | 0.80 BSC. |  |  | 0.65 BSC. |  |  | 0.50 BSC. |  |  | 0.50 BSC. |  |  |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - |
| L | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 |
| N | 12 |  |  | 16 |  |  | 20 |  |  | 24 |  |  |
| ND | 3 |  |  | 4 |  |  | 5 |  |  | 6 |  |  |
| NE | 3 |  |  | 4 |  |  | 5 |  |  | 6 |  |  |
| Nedec | WGGB |  |  | WGGC |  |  | WGGD-1 |  |  | WGGD-2 |  |  |


| EXPDSED PAD |  |  |  |  |  |  | VARIATIDNS |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. <br> CDDES | D2 |  |  | E2 |  |  | DONN |  |  |  |  |
|  | MIN. | NDM | MAX. | MIN. | NDM. | MAX. | ALLDWED |  |  |  |  |
| T1244-2 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | ND |  |  |  |  |
| T1244-3 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | YES |  |  |  |  |
| T1244-4 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | ND |  |  |  |  |
| T1644-2 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | ND |  |  |  |  |
| T1644-3 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | YES |  |  |  |  |
| T1644-4 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | ND |  |  |  |  |
| T2044-1 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | ND |  |  |  |  |
| T2044-2 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | YES |  |  |  |  |
| T2044-3 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | ND |  |  |  |  |
| T2444-1 | 2.45 | 2.60 | 2.63 | 2.45 | 2.60 | 2.63 | ND |  |  |  |  |
| T2444-2 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 | YES |  |  |  |  |
| T2444-3 | 2.45 | 2.60 | 2.63 | 2.45 | 2.60 | 2.63 | YES |  |  |  |  |
| T2444-4 | 2.45 | 2.60 | 2.63 | 2.45 | 2.60 | 2.63 | ND |  |  |  |  |

## notes:

1. DIMENSIONING \& TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DImensions are in milimeters. angles are in degrees.
3. $N$ IS THE TOTAL NUMEER OF TERMINALS.
4. TIE TERMINAL 11 IDENTIFIER AND TERMINL NUMBERING CONVENTION SHALL CONFORU TO JESD 95-1 SPP-012. DETALS OF TERMNAL \#1 IDENTFIER ARE OPTONAL, BUT MUST BE LOCATED WTHHN THE ZONE INOLCATED. THE TERMINAL $\# 1$ IDENTFIER MAY BE ETHER A MOLD OR MARKED FEATURE.
5. IIMENSION b APLLES TO METALIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm from termina tip.
6. nd and ne refer to the number of terminals on each d and e side respectively.
7. depopulation is possille in a symetrical fashion.
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMNALS.
9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-1, T2444-3 AND T2444-4.

| frepalles |  |  |
| :---: | :---: | :---: |
| 隹 |  |  |
|  | (eome 21.0139 | ck ${ }_{\text {ck }}$ |

